Explore More Than Just This Free Article

This article is a glimpse of the exclusive insights we provide daily to industry leaders. Dive deeper into our industry-specific reports and uncover the strategic information you need.

Industry Intelligence needs the contact information you provide to us to contact you about our products and services. You may unsubscribe from these communications at any time. For information on how to unsubscribe, as well as our privacy practices and commitment to protecting your privacy, please review our Privacy Policy.

Canon launches FPA-5520iV LF2 Option for back-end process semiconductor lithography i-line stepper systems that contributes to 3D advanced packaging technologies, enables mass production of dense circuitry with exposure fields up to 100mm x 100mm

TOKYO , December 6, 2022 (press release) –

Canon Inc. announced today the launch in Japan of the FPA-5520iV LF2 Option for back-end process semiconductor lithography i-line stepper1 systems that contributes to 3D advanced packaging technologies with a 0.8 µm (micrometer2) resolution and a wide exposure field of 100 mm x 100 mm.

The FPA-5520iV LF2 Option

3D technology designed to stack semiconductor chips for increased performance (conceptual image)

Exposure of single large-size wafer through 4 shots (4 shots x 4 times)

In the field of semiconductor chip performance enhancement, alongside miniaturization of circuits in front-end process of semiconductor manufacturing, higher-density packaging in back-end processes is attracting greater attention. Advanced packaging that realizes high performance requires fine rewiring, and in recent years, semiconductor lithography systems have been used for this purpose. There is a growing need for increasing semiconductor performance through "2.5D technology3" in which semiconductor chips are integrated with extremely high die-to-die interconnect density, as well as "3D technology4", in which active chips are integrated by die stacking for the shortest interconnect and smallest package footprint. The new FPA-5520iV LF2 Option features a high resolution of 0.8 µm and 4-shot exposure with minimal distortion to make possible a wide exposure field of 100 mm x 100 mm. This in turn enables mass production of large and dense packaging with circuit patterns that integrate 2.5D and 3D technology.

The new FPA-5520iV LF2 Option reduces distortion aberration of less than 1/4 that of its predecessor model, the FPA-5520iV LF Option (released in April 2021), and features a new projection optical system with greater light level uniformity. These advancements allow LF2 Option steppers to provide 0.8 µm resolution across a large 52 mm × 68 mm single-exposure field at while also making possible an ultra-wide 100 mm x 100 mm exposure field.

The FPA-5520iV LF2 Option inherits the basic performance of the FPA-5520iV, which has the ability to handle warped reconstituted substrates5 an issue which can occur in packaging layers during the mass-production process, as well as high productivity to enhance availability by detecting alignment marks—even on the reconstituted substrates with large chip array variations.

Going forward, Canon will strive to support further technological innovation by expanding its lineup of semiconductor lithography system offerings not only for front-end semiconductor chip manufacturing processes, but also systems that support state-of-the-art back-end packaging technologies.

  • 1A semiconductor lithography system that utilizes a 365 nm wavelength mercury lamp as the light source. 1 nm (1 nanometer) = 1 billionth of a meter
  • 21 µm (1 micrometer) = one millionth of a meter = one thousandth of a millimeter
  • 3Packaging to combine different chips. The chips can be placed close together and connected electrically by a number of circuits to increase processing capability.
  • 4Refers to Through Silicon Via (TSV) technology, where memory chips are stacked to achieve high capacity.
  • 5Wafers created by attaching and encasing in resin multiple individual semiconductor chips that are produced during the front-end processes of semiconductor manufacturing.

* All content is copyrighted by Industry Intelligence, or the original respective author or source. You may not recirculate, redistrubte or publish the analysis and presentation included in the service without Industry Intelligence's prior written consent. Please review our terms of use.

See our dashboard in action - schedule an demo with Dan
Dan Rivard
Dan Rivard
- VP Market Development -

We offer built-to-order printing & publishing coverage for our clients. Contact us for a free consultation.

About Us

We deliver market news & information relevant to your business.

We monitor all your market drivers.

We aggregate, curate, filter and map your specific needs.

We deliver the right information to the right person at the right time.

Our Contacts

1990 S Bundy Dr. Suite #380,
Los Angeles, CA 90025

+1 (310) 553 0008

About Cookies On This Site

This website stores cookies on your computer. These cookies are used to improve your website experience and provide more personalized services to you, both on this website and through other media. To find out more about the cookies we use, see our Privacy Policy. We won't track your information when you visit our site. But in order to comply with your preferences, we'll have to use just one tiny cookie so that you're not asked to make this choice again.